

TITLE	SIZE	CODE	NUMBER	REV
KW11 K (DUAL PROGRAMMABLE REAL TIME CLOCK)	B	DD	KW11-K	

[illegible]

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE	KW11-K SYSTEM CHECKOUT AND ACCEPTANCE PROCEDURE		
<p>The KW11-K option consist of one multi-layer hex module, M7025. There are two tests for system checkout and acceptance of the KW11-K option. The KW11-K diagnostic (MAINDEC-11-DZKWK-A) and the KW11-K diagnostic module to the DEC-X11 System Exerciser. (MD-DXKWK-A)</p> <p>Since the AD11-K (12-bit A/b) option can run in conjunction with the KW11-K, there are two procedures that follow, only one should be used. Refer to the respective diagnostic for setup and starting procedure.</p> <p><u>I KW11-K</u> (stand-alone or no AD11-K)</p> <p>Logic Test (starting address 200) of the KW11-K Diagnostic, with SR = 000000, must run without any error printout for a minimum of 15 minutes or 20 passes. An End Pass is printed at the end of each pass of the diagnostic.</p> <p>The DEC-X11 System Exerciser with the KW11-K diagnostic module should run for a minimum of one half hour.</p> <p><u>II KW11-K AND AD11-K</u></p> <p>There are two jumpers (7010771) that are included with the AD11-K option. These jumpers are made up with Fast-On terminators. Both the AD11-K module (A009) and the KW11-K module (M7025) have two Fast-On connectors, indicated as tab 1 and tab 2. Tab 1 and tab 2 should be jumpered to tab 1 and tab 2 respectively. This ties the KW11-K Schmitt Trigger One to the AD11-K External Start input and ties the KW11-K Clock A Overflow to the AD11-K Clock Overflow input.</p>			
DEC FORM NO. EN-01022-16-270-1 (M1)		SIZE A	REV 1

ENGINEERING SPECIFICATION		CONTINUATION SHEET																			
TITLE	KWLL-K SYSTEM CHECKOUT AND ACCEPTANCE PROCEDURE	SIZE	REV																		
	<p>Logic Test of the KWll-K Diagnostic, with SR = 000000, must run without any error printout for a minimum of 15 mins, or 20 passes.</p> <p>The DEC-Xll System Exerciser with the KWll-K diagnostic module should run for a minimum of 15 minutes without error.</p> <p>Disable the KWll-K System Exerciser module. Setup the ADll-K System Exerciser module for KWll-K Overflows, which will start an A/D conversion. The DEC-Xll System Exerciser should run for a minimum of one half hour without error.</p> <p><u>Testing The Schmitt Triggers and Event Outputs (OPTIONAL)</u></p> <p>The KWll-K Diagnostic has five special tests, each with its own starting address. Each test requires certain pins on the H854 I/O connector to be connected together. Each test should run for a minimum of two minutes. The test and jumpers are listed below. Two short 30 AWG jumpers are needed to run these tests.</p> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 10px;"> <thead> <tr> <th style="width: 40%; padding: 5px;">TEST</th> <th style="width: 20%; padding: 5px;">STARTING ADDRESS</th> <th style="width: 40%; padding: 5px;">JUMP PINS</th> </tr> </thead> <tbody> <tr> <td style="padding: 5px;">STP2 output & ST1</td> <td style="padding: 5px;">210</td> <td style="padding: 5px;">V to LL</td> </tr> <tr> <td style="padding: 5px;">STP1 output & ST2</td> <td style="padding: 5px;">214</td> <td style="padding: 5px;">DD to BB</td> </tr> <tr> <td style="padding: 5px;">ST3 & ST3 output</td> <td style="padding: 5px;">220</td> <td style="padding: 5px;">V to T and L to LL</td> </tr> <tr> <td style="padding: 5px;">A Event Out</td> <td style="padding: 5px;">224</td> <td style="padding: 5px;">VV to LL</td> </tr> <tr> <td style="padding: 5px;">B Event Out</td> <td style="padding: 5px;">230</td> <td style="padding: 5px;">TT to LL</td> </tr> </tbody> </table>	TEST	STARTING ADDRESS	JUMP PINS	STP2 output & ST1	210	V to LL	STP1 output & ST2	214	DD to BB	ST3 & ST3 output	220	V to T and L to LL	A Event Out	224	VV to LL	B Event Out	230	TT to LL	A	KWll-K-2
TEST	STARTING ADDRESS	JUMP PINS																			
STP2 output & ST1	210	V to LL																			
STP1 output & ST2	214	DD to BB																			
ST3 & ST3 output	220	V to T and L to LL																			
A Event Out	224	VV to LL																			
B Event Out	230	TT to LL																			
DEC FORM NO EN-01022-16-N376 (281)		SHEET 3 OF 3																			

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture of any of items without written permission. COPYRIGHT © 1976

DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS						
ENGINEERING SPECIFICATION						
TITLE M7025 CIRCUIT DESCRIPTION						
DATE 8-MAR-76						
REVISIONS						
REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY	DATE
ENG <i>James J. MacFarlane</i> 8 MAR 76 APPD <i>James J. MacFarlane</i> 7 MAR 76						
DEC FORM NO DEC 16-(181)-1022-N370 DRA 107						
SHT 1 OF 7						

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE M7025 CIRCUIT DESCRIPTION			
<p>The M7025 module is used in the KW11-K option, a dual programmable real time clock. The M7025 is a hex multi-layer module consisting of a Unibus interface, a 16-bit programmable clock with mode and rate controls, an 8-bit programmable clock with rate control, and oscillator with dividers.</p> <p>The circuits to be described are referenced to prints D-CS-M7025-Ø-1, which consist of 10 sheets. Each sheet has a name description and an alpha-numeric identification (DI-D10). All signals are source prefixed with the alpha-numeric identification. For example, signal D1 LD STAT A 111 (load A status register high byte) is generated on sheet D1 which is titled Address Selection.</p> <p>It is assumed that the reader is familiar with Unibus operation and is familiar with interpreting circuit schematics of logic and circuits so that detailed description is not necessary. The description given here is to familiarize the user with the M7025 circuits enough to identify a portion needing attention. It is recommended that the user read the KW11-K manual (EK-KW11K-OP-001).</p> <p>There are two programmable clocks on the KW11-K designated as Clock A and Clock B. The 16-bit clock is Clock A and the 8-bit clock is Clock B. Signal designation will contain the lettering A or B to signify which clock is involved.</p> <p>The Unibus interface consist of the device address decoding, interrupt logic and arbitration, and the Unibus signal receivers and drivers. On sheet D1 the bus address lines are received and gated with BUS MSYN (master sync) to decode D1 DEVICE H.</p>			
SIZE	CODE	NUMBER	REV
A	SP	KW11-K-5	
DEC FORM NO DEC 16-(181)-1022-N370 DRA 108			
SHEET 2 OF 7			

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE M7025 CIRCUIT DESCRIPTION			
<p>Address lines A5 through A12 are X-OR'ed with switches. This gives the capability of changing the base device address to avoid address conflicts with other options or KW11-K's. There are two flip-flop at the top center of D1. They are used to synchronize the processor to the KW11-K. At TPØ (reference figure 1 timing diagram) D1 DEV ENABLE will set if D1 DEVICE is true. D1 DEV ENABLE is gated with D1 DATA IN and D1 DATA OUT (decoded from the Unibus C lines) which are used to enable the read register decoder (E69) or the load register decoder (E67). At TP1 DEV ENR 2 sets which produces BUS SSYN if D1 NOP1 through D1 NOP 4 are not selected. The NOP's are used to prevent interaction with the AD11-K option device address. The address lines A01 to A04 are decoded (E67 and E69) for a particular register. A0 and the "C" lines are decoded with the status register for byte operations. The interrupt logic and arbitration is located on sheet D2. Clock A and Clock B have their separate interrupt circuits and arbitration. However, Clock A takes priority over Clock B if interrupts occur simultaneously. In the upper left of sheet D2 is the interrupt for Clock A. If an overflow or Mode flag occurs with the A Interrupt Enable Set, or if a STP1 (Schmitt Trigger1) occurs with the ST1 Interrupt Enable Set, or if Data Bus bit 10 and load Status Register occurs, the D2 A INTR FLOP will set. This will cause a Bus Request out of the 8647 (E98), interrupt arbitrator. Since it is this device that is requesting the interrupt, the 8647 will not pass the Bus Grant (D1 BG IN).</p>			
SIZE	CODE	NUMBER	REV
A	SP	KW11-K-5	
DEC FORM NO DEC 16-(181)-1022-N370 DRA 108			
SHEET 3 OF 7			

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE M7025 CIRCUIT DESCRIPTION			
<p>When Bus Grant occurs a Bus sack is sent and D2 BBSY (A Bus Busy) is set. The Bus Request is taken off the Unibus and BUS INTR and the vector lines are put onto the Unibus. The vector address is switch selectable to avoid conflicts with other devices and is decoded with D2 B BBSY to decode a clock A or Clock B vector address. Since this interrupt is Clock A D2 B BBSY, is not true sending a logical zero for vector address line D04. When the CP accepts the vector address, it sets a BUS SSYN (Slave Sync) which clears the D2 A INTR flop and D2 A BBSY.</p> <p>In the upper right of sheet D2 is the interrupt for Clock B. D2 B INTR sets if a B Overflow occurs with the B clock interrupt enable is set if data Bit BD09 is true and a load B Status Register HI occurs. The interrupt operates in the same manner as Clock A interrupt. Here vector line D04 is sent a logical one to signify it's a clock B interrupt.</p> <p>The Bus Data line receivers and drivers are on sheet D3 and D4. The registers which are readable are multiplexed and driven onto the Unibus by the 8838 (or 8641). The receiving of the Data Bus is also done by the 8838.</p> <p>The Clock A Counter, Preset Buffer and Status register are located on sheet D7. The A Counter register is made up of 74193 cascading binary counters. D7 A Overflow (located at the top center) is true when the A Counter is all ones and count up pulse is present. The A Overflow is delayed and renamed D7 A Reload (located at the top right). This is used to re-clock the buffer data into the A Counter in modes Ø and 1. The A Buffer is made up of 74193 binary counters.</p>			
SIZE	CODE	NUMBER	REV
A	SP	KW11-K-5	
DEC FORM NO DEC 16-(181)-1022-N370 DRA 108			
SHEET 4 OF 7			


ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE M7025 CIRCUIT DESCRIPTION			
<p>The count-down input is used to increment (2's compliment-decrement) the A Buffer data in Auto Increment Mode. Data to the A Buffer can be from the A Counter or the Buffered Data Bus. The A Buffer data is multiplexed by 74153, two to one line multiplexers.</p> <p>The B Clock Counter, Preset Buffer and Status registers are located on sheet D8. The B Counter is made up of 74193 binary counters. The Overflow from the counter is used to reload the counter with the data in the B Buffer is from the buffered data bus.</p> <p>A 20 MHz oscillator is used to generate timing pulses and various other frequencies that are a multiple of 20 MHz. The 20 MHz oscillator is located on the lower left of sheet D5, 74S124. It is divided by 74190 BCD counters to 1 MHz, 100KHZ, 10KHZ, and 100HZ. These frequencies are decoded by a 74157 (multiplexer) to one frequency which is used to increment Clock A Counter.</p> <p>Clock B frequency dividers and multiplexur are located on sheet D9.</p> <p>The four Schmitt Triggers are located on sheet 9 . Three of the Schmitt Triggers inputs have threshold control and slope control. The fourth Schmitt Trigger is used for line frequency control (location R7). The outputs of Schmitt Triggers One, two and the line frequency are synchronized to the timing pulses produced on sheet D5. Refer to the timing chart in figure 1 for timing relationship. The resistor/diode network on the input of ST1, ST2 and ST3, is for protection and converting the input to 0 to +4V. The LM339 (E10) inputs cannot exceed +4V.</p>			
SIZE	CODE	NUMBER	REV
A	SP	KW11-K-5	7
DEC FORM NO EN-01025-16-N370-1081			
SHEET 5 OF 7			

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE M7025 CIRCUIT DESCRIPTION			
<p>When the + input exceeds the - input, the output of the LM339 will go to +4V. When the + input becomes LESS than the - input, the output of the LM339 will go to 0V. The 1M feedback resistor is for hysteresis. When the output of the LM339 is positive, 50 mV is fed back into the input. This is an effective hysteresis at the resistor/diode network input.</p>			
SIZE	CODE	NUMBER	REV
A	SP	KW11-K-5	7
DEC FORM NO EN-01025-16-N370-1081			
SHEET 6 OF 7			

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE M7025 CIRCUIT DESCRIPTION			
<p>20 MHz</p> <p>10 MHz</p> <p>BCD COUNTER (E 7)</p> <p>TIMING DECODER (E8) TP0 TP1 TP2 TP3 1 MHz</p> <p>DEVICE ENABLE</p> <p>DEVICE ENABLE 2</p> <p>A INTERRUPT</p> <p>B INTERRUPT</p> <p>A or B COUNT TIME</p> <p>A or B OVERFLOW</p> <p>A or B COUNTER RELOAD</p> <p>OVERFLOW</p> <p>UP-COUNT</p>			
FIGURE 1 : TIMING DIAGRAM			
SIZE	CODE	NUMBER	REV
A	SP	KW11-K-5	7
DEC FORM NO DEC 16-1381-1022-N370			
SHEET 7 OF 7			

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975 DIGITAL EQUIPMENT CORPORATION

- NOTE:
1. SWITCH OFF FOR LOGICAL ONE ADDRESS SELECTION SWITCH ON FOR LOGICAL ZERO ADDRESS.
 2. IF OPERATED WITH AD11-K, SWITCH A02 AND A03 OF AD11-K SHOULD BE SET FOR LOGICAL ZERO. (SWITCH ON)




REV	DATE	BY	CHK
1	10/11/75	W. J. WILSON	W. J. WILSON
2	10/11/75	W. J. WILSON	W. J. WILSON
3	10/11/75	W. J. WILSON	W. J. WILSON
4	10/11/75	W. J. WILSON	W. J. WILSON
5	10/11/75	W. J. WILSON	W. J. WILSON
6	10/11/75	W. J. WILSON	W. J. WILSON
7	10/11/75	W. J. WILSON	W. J. WILSON
8	10/11/75	W. J. WILSON	W. J. WILSON

ADDRESS SELECTION	
DRN	10/11/75
CHK	W. J. WILSON
ENG	W. J. WILSON
PROJ. ENG	W. J. WILSON
PROD.	W. J. WILSON
NEXT HIGHER ASSY.	
B-DL-M7025-0	
SCALE	NONE
SHEET	1 OF 10
DIST.	


REV	DATE
1	10/11/75
2	10/11/75
3	10/11/75
4	10/11/75
5	10/11/75
6	10/11/75
7	10/11/75
8	10/11/75

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.
COPYRIGHT © 1975 DIGITAL EQUIPMENT CORPORATION

NOTE:
3. VECTOR SWITCH SETTINGS:
ON FOR A LOGIC "1"
OFF FOR A LOGIC "0"
6. REMOVE W1 IN 11/15 & 11/20 WITHOUT KHI1 OPTION





INTERERRUPT CONTROL			
DRN	2/1/75	FIRST USED ON	KW11-K
ENG	2/1/75	TITLE	DUAL PROGRAMMABLE REAL TIME CLK
PROJ ENGR	2/1/75	NUMBER	D2
PROD	2/1/75	SIZE	CODE
NEXT HIGHER ASSY.		NUMBER	
B-DD-M7025-0		SCALE	NONE
SHEET 2 OF 10		DIST.	



"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1973, DIGITAL EQUIPMENT CORPORATION"

1-0-0207W 2



DATE: 08-15		FIRST USED ON: 10/24/73	
CHKD: [Signature]	ENG: [Signature]	TITLE: DUAL PROGRAMMABLE REAL TIME CLK	
PROJ: [Signature]	PROD: [Signature]	NEXT HIGHER ASSY: D4	
S-C-C-M7025-0		SIZE: D	CODE: CS
SCALE: NONE		NUMBER: M7025-0-1	REV: A
SHEET: 4 OF 10		DIST: [Blank]	


REV. A
NUMBER
M7025-0-1
D

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF CAPITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.
COPYRIGHT © 1975, CAPITAL EQUIPMENT CORPORATION

1-0-5202WS012


D
C
B
A


D
C
B
A



B CLOCK TIMING


DRN. <i>[Signature]</i>	FIRST USED ON	<i>[Stamp]</i>
CHKD. <i>[Signature]</i>	KW11-K	
ENG. <i>[Signature]</i>	TITLE	
PROJ. ENGR. <i>[Signature]</i>	DUAL PROGRAMMABLE	
PROD. <i>[Signature]</i>	REALTIME CLK	
NEXT HIGHER ASSY.		
B-DD-M7025-0	SIZE CODE	D6
SCALE NONE	NUMBER	
SHEET 6 OF 10	DIST.	





NOTE: S, W3, W4, & W5 ARE PLACED FOR TTL INPUTTING.


THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ANY EQUIPMENT WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975 DIGITAL EQUIPMENT CORPORATION



EXTERNAL INPUTS/OUTPUTS			
DRN: 1/1/75	FIRST USED ON:	KW11-K	
CHK'D: 1/1/75	TITLE:	DUAL PROGRAMMABLE REAL TIME CLK	
ENG: 1/1/75	PROD. ENG: 1/1/75	D9	
PROD. 1/1/75	NEXT HIGHER ASSY:	B-DD-M7025-0	
SCALE: NONE	SIZE: D	CODE: CSM7025-0-1	REV: A
SHEET: 9 OF 10	DIST:		

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.
COPYRIGHT © 1975, DIGITAL EQUIPMENT CORPORATION

REV. A
NUMBER DCSM7025-0-1
SIZE CODE 2



CABLING			
DRN	8/11/75	FIRST USED ON	4-11-75
CHK'D	8/11/75	TITLE	DUAL PROGRAMABLE REAL TIME CLK
ENG	8/11/75	PROJ. ENG.	8/11/75
PROD	8/11/75	NEXT HIGHER ASSY.	
B-00-M7025-0	SIZE CODE	NUMBER	REV.
SCALE	NCNE	DCSM7025-0-1	A
SHEET	10	OF	10

8

7

6

5

4

3

2

1

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART ON THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.
COPYRIGHT © 1975 DIGITAL EQUIPMENT CORPORATION

NOTES:

1. FOR DRAWING DIRECTORY, REFER TO: 8-00-M7025-B

2. WIRE ADD #27 IS TO BE INSTALLED AFTER GR MODULE TEST.
ADD WIRE FROM E1(7) TO E3(11).

ETCH CUTS SIDE #1 AS SHOWN

1. CUT ETCH AT E97(8)

2. CUT ETCH AT PTH ABOVE E18(8)

3. CUT ETCH FROM S2(9)

4. CUT ETCH AT PTH TO LEFT OF E78(5/6)

5. CUT ETCH AT E78(14)

6. CUT ETCH FROM E78(13)

6. CUT ETCH AT PTH ABOVE FINGER ERI.

7. CUT ETCH BETWEEN (2) AND (12) E100.

8. CUT ETCH E32(14)

9. CUT ETCH NEXT TO E98(2)

10. CUT ETCH AT E1(7)

ETCH CUTS SIDE #2 AS SHOWN

1. CUT ETCH AT PTH TO RIGHT OF E24(1 & 2)

2. CUT ETCH AT PTH FROM E22(4)

3. CUT ETCH AT E22(2)

4. CUT ETCH AT PTH BETWEEN E22(6 & 11)

5. CUT ETCH AT E22(7)

6. CUT ETCH AT E97(9)

7. CUT ETCH AT PTH FROM E87(8)

9. CUT ETCH TO RIGHT OF S2(9)

10. CUT ETCH BELOW & TO LEFT OF S2(11)

11. CUT ETCH BOTH SIDES OF E100(12)

13. CUT ETCH AT E92(15)

14. CUT ETCH AT E98(15)

WIRE ADDS SIDE #1 AS SHOWN

1. ADD WIRE FROM E103(1) (SPARE LOCATION) TO E98(6)

2. ADD WIRE FROM E91(11) TO PTH TO RIGHT OF E97(14)

3. ADD WIRE FROM PTH TO RIGHT OF E97(14) TO E97(9)

4. ADD WIRE FROM E97(1) TO E97(8)

5. ADD WIRE FROM PTH TO LEFT OF E24(1 & 2) TO PTH ABOVE E18(8)

6. ADD WIRE FROM PTH TO LEFT OF E24(1 & 2) TO E22(2)

7. ADD WIRE FROM E22(1) TO E22(8)

8. ADD WIRE FROM E22(6) TO C2 (LOWER LEAD)

9. ADD WIRE FROM E22(7) TO R22 (LOWER LEAD)

10. ADD WIRE FROM E22(13) TO SECOND PTH ABOVE AND TO LEFT OF E22(1)

11. ADD WIRE FROM R2 (LOWER LEAD) TO E79(12)

12. ADD WIRE FROM E79(12) TO E75(13)

13. ADD WIRE FROM PTH BELOW & TO RIGHT OF S2(1) TO E78(11)

14. ADD WIRE FROM PTH BELOW & TO LEFT OF C38 TO E66(12)

15. ADD WIRE FROM PTH TO LEFT OF E78(5/6) TO E66(11)

16. ADD WIRE FROM E66(13) TO PTH TO LEFT OF E67(1)

17. ADD WIRE FROM E100(2) TO E29(14)

18. ADD WIRE FROM E100(12) TO E62(13)

19. ADD WIRE FROM PTH TO RIGHT OF E102(12) TO PTH BETWEEN R9 & R10

20. ADD WIRE FROM E65(2) TO E82(11)

21. ADD WIRE FROM E62(12) TO PTH ABOVE E75(1)

22. ADD WIRE FROM E93(6) TO E92(14)

23. ADD WIRE FROM E93(9) TO E98(11)

24. ADD WIRE FROM E93(5) TO E98(14)

25. ADD WIRE FROM E98(15) TO PTH UNDER C52.

26. ADD WIRE FROM E92(15) TO PTH UNDER C52.

27. SEE NOTE #2.

COMPONENT ADDS SIDE #1 AS SHOWN

1. ADD RESISTOR (R69) BETWEEN SPARE LOCATION E103(1 & 16)

2 E71,E90 I.C. DEC 7408 1910155 50 1

3 E77,E78,E88 I.C. DEC 8837 1911118 51 2

3 E73,E79,E84 I.C. DEC 8242 1909712 52 10

5 E74,E82,E91,E95,E100 I.C. DEC 7402 1909004 53 1

1 E78 I.C. DEC 7410 1905578 54 39

3 E81,E93,E102 I.C. DEC 7404 1909886 55 3

2 E92,E98 I.C. DEC UNIBUS INTERRUPT CHIP(8647) 1912083 56 2

2 W1,W2 JUMPER, #22 AWG (INSULATED) 9009165 57 8

10 SPLIT LUGS 9006735 58 1

2 J2,J3 OFFSET FASTON TAB 9007112 59 1

2 EYELET (FOR FASTON) 9007827 60 1

12 EYELET (HANDLE) 9006732 61 1

1 HANDLE ASSY. 1210711-02 62 1

1 E60 PRIORITY JUMPER LEVEL #6 5408780 63 16

1 (S1) SWITCH COVER 1211284-01 64 10

1 (S2) SWITCH COVER 1211284-06 65 3

AIR WIRE 30 AWG GRN 9105740-55 66 3

ETCHED CIRCUIT BOARD 5011087 1

C1,C2 CAP. 10pf 100V 5% 1000000 2

C3,C4,C8,C7,C47 THRU C52 CAP. 15uf 20V 10% 1004012 3

C5 CAP. .01uf 100V 20% 1007010-01 4

C8 THRU C46 CAP. .22uf 50V 1010274 5

D1,D2,D3 DIODE D872 1105275 6

D4,D5 DIODE ARRAY DEC 2501-00 1910010-00 7

F1 THRU F8 250MA PICO FUSE 1210820-04 8

J1 40 PIN BERG CONNECTOR 1209941-02 9

LATCH, R.H. FOR BERG CONN. 1209941-04 10

LATCH, L.H. FOR BERG CONN. 1209941-03 11

SWITCH PACK (10 PIN) 1211184-01 12

SWITCH PACK (20 PIN) 1211184-06 13

RES. 10K 5% 1W 1300479 14

RES. 1K 5% 1W 1300365 15

RES. 180 5% 1W 1301322 16

RES. 390 5% 1W 1300309 17

RES. 5.6K 5% 1W 1301874 18

RES. 100K 5% 1W 1302466 19

RES. 2K 5% 1W 1302398 20

RES. 33K 10% 1W 1300510 21

RES. 1M 5% 1W 1309595 22

RES. 15K 5% 1W 1300496 23

RES. 20K 5% 1W 1302391 24

RES. 62K 5% 1W 1304840 25

RES. 220 5% 1W 1300271 26

RES. 47 1% 1W (FUSIBLE) 1310991-02 27

RES. 4.7K 5% 1W 1300447 28

CRYSTAL 20MHZ 1909880 29

I.C. DEC 74S124 1911911 30

I.C. DEC 74190 1910095 31

I.C. DEC 74S74 1910544 32

I.C. DEC 7496 1910011 33

I.C. DEC 74155 1910656 34

I.C. DEC LM339N 1912108 35

I.C. DEC 74193 1910018 36

I.C. DEC 74153 1909937 37

I.C. DEC 74151 1909938 38

I.C. DEC 75453 1911036 39

I.C. DEC 74157 1910655 40

I.C. DEC 74123 1910436 41

I.C. DEC 8939 1911117 42

I.C. DEC 74175 1910651 43

I.C. DEC 8981 1909705 44

I.C. DEC 7474 1905547 45

I.C. DEC 7400 1905575 46

I.C. SOCKET, 16 PIN (PRIORITY JUMPER) 1209839 47

I.C. DEC 7440 1905579 48

I.C. DEC 8640 1911489 49

QTY REF. DESIGNATION DESCRIPTION PART NO. ITEM NO.

QTY REF. DESIGNATION DESCRIPTION PART NO. ITEM NO.

DEC NO. EIA NO. DEC NO. EIA NO.

SCALE NONE

SHEET 1 OF 4

DRN. DATE 11/5/75

CHKD. DATE 12/22/75

ENG. DATE 12/22/75

PRG. ENG. DATE 12/22/75

PROD. DATE 12/22/75

NEXT HIGHER ASSY B-DD-M7025-0

SCALE NONE

SHEET 1 OF 4

digital

DUAL PROGRAMMABLE REAL TIME CLK

SIZE CODE NUMBER REV. DUA M7025-0-0 A

DEC 8647 8 16

DEC 2501-00 14 1

DEC 8838 8 16

DEC 8837 8 16

DEC 8640 1 8

DEC 74S124 8 16

DEC 75453 4 8

DEC 74193 8 16

DEC 74190 8 16

DEC 74175 8 16

DEC 74157 8 16

DEC 74155 8 16

DEC 74153 8 16

DEC 74151 8 16

DEC 74123 8 16

LM 339 12 3

IC TYPE GND +5V

GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY EXCEPTIONS ARE STATED ABOVE

IC PIN LOCATIONS

8

7

6

5

4

3

2

1

DEC 8647 8 16

DEC 2501-00 14 1

DEC 8838 8 16

DEC 8837 8 16

DEC 8640 1 8

DEC 74S124 8 16

DEC 75453 4 8

DEC 74193 8 16

DEC 74190 8 16

DEC 74175 8 16

DEC 74157 8 16

DEC 74155 8 16

DEC 74153 8 16

DEC 74151 8 16

DEC 74123 8 16

LM 339 12 3

IC TYPE GND +5V

GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY EXCEPTIONS ARE STATED ABOVE

IC PIN LOCATIONS

8

7

6


5


4

3

2

1






NOTES:

CHG	CHANGE NO	REV

SIGNATURES		DATE	LAYER 1	
DRN. <i>E. Wilson</i>		11/15/75	digital	
CHK'D. <i>D. Wilson</i>		11/15/75	TITLE	
ENG. <i>R. Wilson</i>		11/15/75	DUAL PROGRAMABLE	
PROJ. ENG. <i>R. Wilson</i>		11/15/75	REAL TIME CLK	
PROD. <i>R. Wilson</i>		11/15/75	SCALE 2:1	
SHT. 3 OF 4			SIZE CODE NUMBER	
ETCH REV			D UA M7025-0-0 A	
			FIRST USED ON KWII-K	



NOTES:

CHK	CHANGE	NO	REV

SIGNATURES	DATE	
DRN. <i>[Signature]</i>	11/5/75	
CHK'D <i>[Signature]</i>		
ENG. <i>[Signature]</i>	27 JAN 76	
PROJ. ENG. <i>[Signature]</i>	27 JAN 76	TITLE
PROD. <i>[Signature]</i>	27 JAN 76	DUAL PROGRAMABLE
SCALE 2		REAL TIME CLK
SHT. 4 OF 4		SIZE CODE NUMBER
ETCH REV	FIRST USED ON KW11-K	D U A M7025-0-0 A

1 MS#

THIS IS PRINT SET

1	2	3	4	5	6	7	8	9	10
---	---	---	---	---	---	---	---	---	----

SEQUENCE

		SEQUENCE
DUAL PROGRAMABLE TIME CLK	REAL	D-UA-M7025-0-0
DUAL PROGRAMABLE TIME CLK	REAL	D-CS-M7025-0-1

[illegible]

REVIEWS		REV	A
		CHG. NO.	00001
DATE	12 MAR 76		

USED ON OPTION/MODEL		DRN.	DATE	TITLE											
KW11-K		RW Counter	6 Jan 76												
		CHK'D.	DATE	DUAL PROGRAMABLE REAL TIME CLK											
		22 JAN 76	22 JAN 76												
		PROJ ENG.	DATE												
		22 JAN 76	22 JAN 76												
		PROD.	DATE												
		21 JAN 76	21 JAN 76												
		FIELD SERV.	DATE												
		21 JAN 76	21 JAN 76												
SHEET 1 OF 2				SIZE	CODE	NUMBER					REV				
				B	DD	M7025-0					A				
				DIST											

CUSTOMER PRINT SET				REVISION CONTROL SHEET															
MFG SET				REVISIONS															
DRAWING NO				DESCRIPTION															
D-UA-M7025-0-0				DUAL PROGRAMABLE REAL TIME CLK															
D-CS-M7025-0-1				DUAL PROGRAMABLE REAL TIME CLK															
K-CO-M7025-0-4				DUAL PROGRAMABLE REAL TIME CLK															
D-AH-M7025-0-5				DUAL PROGRAMABLE REAL TIME CLK															
B-MH-M7025-0-6				MODULE ECO HISTORY															
5011857				ETCH CIRCUIT BOARD															
CUSTOMER PRINT SET CODES				X = PRINT OF DOCUMENT INCLUDED IN PRINT SET C = INCLUDES ALL PRINTS INDICATED ON DOCUMENT S = CONFIDENTIAL AUTHORIZED SIGNATURE REQUIRED															
ECO NO				ORIG 00001															
TITLE				SHEET 2 OF 2															
SIZE CODE				NUMBER															
B DD				M7025-0															
REV				A															